Computer memory architecture that increases bandwidth by attaching multiple memory channels to the DRAM controller