Browse using
OpenLink Faceted Browser
OpenLink Structured Data Editor
LodLive Browser
Formats
RDF:
N-Triples
N3
Turtle
JSON
XML
OData:
Atom
JSON
Microdata:
JSON
HTML
Embedded:
JSON
Turtle
Other:
CSV
JSON-LD
Faceted Browser
Sparql Endpoint
About:
Functional verification
An Entity of Type:
Thing
,
from Named Graph:
http://dbpedia.org
,
within Data Space:
dbpedia-live.demo.openlinksw.com
Stage of electronic circuit design validation
Property
Value
dbo:
description
stage of electronic circuit design validation
(en)
dbo:
wikiPageWikiLink
dbr
:Constraint_satisfaction_problem
dbr
:Synopsys
dbc
:Electronic_circuit_verification
dbr
:Cadence_Design_Systems
dbc
:Logic_in_computer_science
dbr
:Device_driver
dbr
:Mentor_Graphics
dbr
:Code_coverage
dbr
:Aldec
dbr
:Cleanroom_software_engineering
dbr
:Intelligent_verification
dbr
:Electronic_design_automation
dbr
:Simulator
dbr
:Analog_verification
dbr
:Formal_verification
dbr
:Logic_simulation
dbr
:Hardware_emulation
dbr
:Random_test_generator
dbr
:Machine_code_monitor
dbr
:EVE/ZeBu
dbr
:High-level_verification
dbr
:NP-hard
dbr
:Nusym_Technology
dbr
:Digital_circuit
dbr
:Lint_programming_tool
dbr
:Dynamic_verification
dbr
:Program_verification
dbr
:Register_transfer_level
dbr
:OneSpin_Solutions
dbr
:Arrow_Devices
dbr
:Breker_Verification_Systems,_Inc.
dbr
:Valtrix_Systems
dbp:
wikiPageUsesTemplate
dbt
:Reflist
dbt
:Use_American_English
dbt
:Short_description
dct:
subject
dbc
:Electronic_circuit_verification
dbc
:Logic_in_computer_science
gold:
hypernym
dbr
:Task
rdfs:
label
Functional verification
(en)
功能验证
(zh)
owl:
sameAs
freebase
:Functional verification
wikidata
:Functional verification
dbpedia-zh
:Functional verification
dbpedia-he
:Functional verification
dbpedia-global
:Functional verification
dbr
:Functional verification
prov:
wasDerivedFrom
wikipedia-en
:Functional_verification?oldid=1296224613&ns=0
foaf:
isPrimaryTopicOf
wikipedia-en
:Functional_verification
is
dbo:
wikiPageDisambiguates
of
dbr
:Verification
is
dbo:
wikiPageWikiLink
of
dbr
:Processor_design
dbr
:Semulation
dbr
:Software_rendering
dbr
:Application-specific_integrated_circuit
dbr
:System_on_a_chip
dbr
:SystemVerilog
dbr
:Formal_equivalence_checking
dbr
:Integrated_circuit_design
dbr
:Intelligent_verification
dbr
:Verification_and_validation
dbr
:Electronic_design_automation
dbr
:C_to_HDL
dbr
:Integrated_circuit
dbr
:Verification
dbr
:Hardware_acceleration
dbr
:XAP_processor
dbr
:Hardware_description_language
dbr
:Logic_simulation
dbr
:Logic_synthesis
dbr
:Hardware_emulation
dbr
:Random_test_generator
dbr
:SystemC
dbr
:EVE/ZeBu
dbr
:Symbolic_trajectory_evaluation
dbr
:Reference_Verification_Methodology
dbr
:Design_closure
dbr
:Design_for_testing
dbr
:Signoff_(electronic_design_automation)
dbr
:High-level_verification
dbr
:Nusym_Technology
dbr
:Arteris
is
foaf:
primaryTopic
of
wikipedia-en
:Functional_verification
This content was extracted from
Wikipedia
and is licensed under the
Creative Commons Attribution-ShareAlike 4.0 International