Browse using
OpenLink Faceted Browser
OpenLink Structured Data Editor
LodLive Browser
Formats
RDF:
N-Triples
N3
Turtle
JSON
XML
OData:
Atom
JSON
Microdata:
JSON
HTML
Embedded:
JSON
Turtle
Other:
CSV
JSON-LD
Faceted Browser
Sparql Endpoint
About:
Verilog
An Entity of Type:
language
,
from Named Graph:
http://dbpedia.org
,
within Data Space:
dbpedia-live.demo.openlinksw.com
Hardware description language
Property
Value
dbo:
description
linguagem de programação
(pt)
programmeertaal
(nl)
programmeringssprog
(da)
język programowania
(pl)
lenguaje de programación
(es)
limbaj de programare
(ro)
llenguatge de programació
(ca)
ohjelmointikieli
(fi)
programmeringsspråk
(nn)
programovací jazyk
(cs)
programovací jazyk
(sk)
programspråk
(sv)
yezh programmiñ
(br)
שפת תכנות
(iw)
प्रोग्रामिंग भाषा
(hi)
ਪ੍ਰੋਗਰਾਮਿੰਗ ਭਾਸ਼ਾ
(pa)
പ്രോഗ്രാമിങ് ഭാഷ
(ml)
Hardwarebeschreibungssprache
(de)
langage de description de matériel
(fr)
hardware description language
(en)
linguaggio di descrizione dell'hardware
(it)
linguaggiu di discrizzioni hardware
(scn)
電子回路を設計するハードウェア記述言語
(ja)
Мова опису апаратури (для верифікації та синтезу).
(uk)
dbo:
designer
dbr
:Phil_Moorby
dbr
:Prabhu_Goel
dbo:
developer
dbr
:Institute_of_Electrical_and_Electronics_Engineers
dbo:
influenced
dbr
:SystemVerilog
dbo:
influencedBy
dbr
:Fortran
dbr
:C_(programming_language)
dbr
:Pascal_(programming_language)
dbr
:Ada_(programming_language)
dbo:
latestReleaseDate
2023-12-06
(xsd:date)
dbo:
latestReleaseVersion
IEEE 1800-2023
dbo:
wikiPageExternalLink
http://www.verilog.com/IEEEVerilog.html
http://www.eda.org/sv-ieee1800/
http://www.veripool.org/verilog-mode
http://www.ovi.org/
http://www.verilog.org/verilog-ams
https://ieeexplore.ieee.org/document/1620780%7Cdoi=10.1109/IEEESTD.2006.99495%7Cisbn=978-0-7381-4851-9%7Ctitle=IEEE
http://instruct1.cit.cornell.edu/Courses/ece576/Verilog/coding_and_synthesis_with_verilog.pdf
http://www.verilog.com/VerilogBNF.html
https://books.google.com/books%3Fid=Zi_jBwAAQBAJ&pg=PR1
https://books.google.com/books%3Fid=kGDaBwAAQBAJ&pg=PR2
dbo:
wikiPageWikiLink
dbr
:Logical_shift
dbc
:Programming_languages_created_in_1984
dbc
:Domain-specific_programming_languages
dbr
:Verilog-AMS
dbc
:IEC_standards
dbr
:Digital_electronics
dbr
:Counter_(digital)
dbr
:Synopsys
dbr
:Test_harness
dbr
:Microcontroller
dbr
:Application-specific_integrated_circuit
dbr
:Fortran
dbr
:Cadence_Design_Systems
dbr
:Control_flow
dbr
:Type_system
dbr
:SystemVerilog
dbr
:Value_change_dump
dbc
:Articles_with_example_code
dbr
:Debugger
dbr
:VHDL
dbr
:Concurrency_(computer_science)
dbr
:Rule_of_thumb
dbr
:Register-transfer_level
dbr
:Netlist
dbr
:Accellera
dbr
:Electronic_circuit_simulation
dbr
:Mask_set
dbr
:Four-valued_logic
dbr
:Electronic_design_automation
dbr
:Programming_language
dbr
:Software
dbr
:Analogue_electronics
dbr
:Superset
dbr
:C_(programming_language)
dbc
:Structured_programming_languages
dbr
:Pascal_(programming_language)
dbr
:Phil_Moorby
dbr
:Software_development
dbr
:Bitstream
dbr
:Ada_(programming_language)
dbr
:Spectre_Circuit_Simulator
dbr
:E_(verification_language)
dbr
:Abstraction_(computer_science)
dbr
:Structured_programming
dbc
:IEEE_DASC_standards
dbr
:Property_Specification_Language
dbr
:Schematic_capture
dbr
:Hardware_description_language
dbr
:Logic_synthesis
dbr
:Preprocessor
dbr
:High_impedance
dbr
:IEEE_1164
dbr
:Instruction_set_simulator
dbr
:Flip-flop_(electronics)
dbr
:FPGA
dbc
:Hardware_description_languages
dbr
:Standardization
dbr
:Mixed-signal_integrated_circuit
dbr
:Prabhu_Goel
dbr
:SystemC
dbr
:Hardware_verification_language
dbr
:Synthetic_biological_circuit
dbr
:SystemVerilog_DPI
dbr
:Arithmetic_shift
dbr
:Gateway_Design_Automation
dbr
:VLSI
dbr
:Chisel_(programming_language)
dbr
:Header_file
dbr
:Verilog-A
dbr
:Verilog_Procedural_Interface
dbr
:Deprecated
dbr
:Weak_typing
dbr
:Waveform_viewer
dbr
:Keyword_(computer_programming)
dbr
:Electronic_system
dbr
:Operator_precedence
dbr
:IEEE
dbr
:OpenVera
dbr
:Hierarchy_of_modules
dbr
:Backus-Naur_form
dbr
:Statement_block
dbr
:Temporary_storage_variable
dbr
:Dataflow_language
dbr
:List_of_Verilog_simulators
dbr
:Assignment_operator
dbr
:Case-sensitive
dbr
:Logic_simulator
dbr
:Bidirectional_port
dbr
:Transparent_latch
dbp:
designer
Prabhu Goel, Phil Moorby and Chi-Lai Huang
(en)
dbp:
developer
dbr
:Institute_of_Electrical_and_Electronics_Engineers
dbp:
dialects
dbr
:Verilog-AMS
dbp:
discontinued
Merged into SystemVerilog
(en)
dbp:
fileExt
.v, .vh
(en)
dbp:
influenced
dbr
:SystemVerilog
dbp:
influencedBy
dbr
:Fortran
dbr
:C_(programming_language)
dbr
:Pascal_(programming_language)
dbr
:Ada_(programming_language)
dbp:
latestReleaseDate
2023-12-06
(xsd:date)
dbp:
latestReleaseVersion
IEEE 1800-2023
(en)
dbp:
name
Verilog
(en)
dbp:
paradigm
dbr
:Structured_programming
dbp:
typing
dbr
:Strong_and_weak_typing
dbr
:Type_system
dbp:
website
https://ieeexplore.ieee.org/document/10458102
dbp:
wikiPageUsesTemplate
dbt
:Authority_control
dbt
:Cite_book
dbt
:Main
dbt
:Start_date_and_age
dbt
:Reflist
dbt
:Cite_journal
dbt
:Wikibooks
dbt
:IEEE_standards
dbt
:Infobox_programming_language
dbt
:Use_American_English
dbt
:Use_dmy_dates
dbt
:Refend
dbt
:Refbegin
dbt
:Start_date
dbt
:Programmable_Logic
dbt
:Short_description
dbp:
wikibooks
Programmable Logic/Verilog
(en)
dct:
subject
dbc
:Programming_languages_created_in_1984
dbc
:Domain-specific_programming_languages
dbc
:IEC_standards
dbc
:Articles_with_example_code
dbc
:Structured_programming_languages
dbc
:IEEE_DASC_standards
dbc
:Hardware_description_languages
gold:
hypernym
dbr
:Language
rdf:
type
owl
:Thing
dbo
:Language
wikidata
:Q315
wikidata
:Q9143
schema
:Language
rdfs:
label
Verilog
(en)
Verilog
(ca)
فيريلوج (برمجة)
(ar)
Verilog
(cs)
Verilog
(de)
Verilog
(es)
Verilog
(fr)
Verilog
(it)
Verilog
(ja)
베릴로그
(ko)
Verilog
(nl)
Verilog
(pl)
Verilog
(pt)
Verilog
(ru)
Verilog
(sv)
Verilog
(uk)
Verilog
(zh)
owl:
sameAs
freebase
:Verilog
wikidata
:Verilog
dbpedia-it
:Verilog
dbpedia-nl
:Verilog
dbpedia-de
:Verilog
dbpedia-fr
:Verilog
dbpedia-tr
:Verilog
dbpedia-zh
:Verilog
dbpedia-ja
:Verilog
dbpedia-pt
:Verilog
dbpedia-he
:Verilog
dbpedia-ro
:Verilog
dbpedia-es
:Verilog
dbpedia-hu
:Verilog
dbpedia-fa
:Verilog
dbpedia-ru
:Verilog
dbpedia-sv
:Verilog
dbpedia-vi
:Verilog
dbpedia-pl
:Verilog
dbpedia-ko
:Verilog
dbpedia-et
:Verilog
dbpedia-ca
:Verilog
dbpedia-ar
:Verilog
dbpedia-cs
:Verilog
dbpedia-hy
:Verilog
dbpedia-no
:Verilog
dbpedia-sr
:Verilog
dbpedia-uk
:Verilog
dbpedia-global
:Verilog
yago-res
:Verilog
dbr
:Verilog
prov:
wasDerivedFrom
wikipedia-en
:Verilog?oldid=1292092164&ns=0
foaf:
homepage
https://ieeexplore.ieee.org/document/10458102
foaf:
isPrimaryTopicOf
wikipedia-en
:Verilog
foaf:
name
Verilog
(en)
foaf:
page
https://ieeexplore.ieee.org/document/10458102
is
dbo:
genre
of
dbr
:Icarus_Verilog
is
dbo:
influenced
of
dbr
:C_(programming_language)__C__1
is
dbo:
influencedBy
of
dbr
:SystemVerilog
is
dbo:
wikiPageRedirects
of
dbr
:.v
dbr
:IEEE_1364
dbr
:Verilog-HDL
dbr
:Verilog_2001
dbr
:Verilog_95
dbr
:Verilog_HDL
is
dbo:
wikiPageWikiLink
of
dbr
:Logical_shift
dbr
:List_of_concurrent_and_parallel_programming_languages
dbr
:PSIM_Software
dbr
:ARM_Cortex-R
dbr
:Frontend_and_backend
dbr
:AVR_microcontrollers
dbr
:Domain-specific_language
dbr
:Task_parallelism
dbr
:Electric_(software)
dbr
:Verilog-AMS
dbr
:Parallax_Propeller
dbr
:ARM_Cortex-A
dbr
:Digital_electronics
dbr
:Notepad++
dbr
:Processor_design
dbr
:Tcl
dbr
:Quite_Universal_Circuit_Simulator
dbr
:Binary_decoder
dbr
:ICE_(FPGA)
dbr
:CHIP-8
dbr
:Semulation
dbr
:Icarus_Verilog
dbr
:Parallel_computing
dbr
:ARM7
dbr
:HP-41C
dbr
:Application_checkpointing
dbr
:Rosetta-lang
dbr
:Parallel_programming_model
dbr
:Application-specific_integrated_circuit
dbr
:List_of_programming_languages_by_type
dbr
:ARM9
dbr
:Esterel
dbr
:OpenSPARC
dbr
:SystemVerilog
dbr
:Value_change_dump
dbr
:Complex_programmable_logic_device
dbr
:Programmable_logic_device
dbr
:OpenRISC
dbr
:Dataflow_programming
dbr
:Formal_equivalence_checking
dbr
:Forte_Design_Systems
dbr
:MyHDL
dbr
:NCSim
dbr
:XAUI
dbr
:VSG
dbr
:Boundary_scan
dbr
:Phil_Kaufman_Award
dbr
:PicoJava
dbr
:Arithmetic_logic_unit
dbr
:Thread_(computing)
dbr
:VHDL
dbr
:Register-transfer_level
dbr
:Integrated_circuit_design
dbr
:Netlist
dbr
:UltraSPARC_T2
dbr
:Accellera
dbr
:Aldec
dbr
:Flow_to_HDL
dbr
:Bluespec
dbr
:Intelligent_verification
dbr
:Comparison_of_EDA_software
dbr
:List_of_free_electronics_circuit_simulators
dbr
:Electronic_circuit_simulation
dbr
:MMIX
dbr
:WDC_65C02
dbr
:UltraSPARC_T1
dbr
:Ternary_conditional_operator
dbr
:Enterprise_Architect_(software)
dbr
:Electronic_design_automation
dbr
:OrCAD
dbr
:C_to_HDL
dbr
:C_Level_Design
dbr
:Catapult_C
dbr
:Outline_of_software_engineering
dbr
:Case_sensitivity
dbr
:WOR
dbr
:Transaction-level_modeling
dbr
:ModelSim
dbr
:Computer_engineering_compendium
dbr
:ARM_Cortex-M
dbr
:ARM_architecture_family
dbr
:C_(programming_language)
dbr
:SPARC
dbr
:Microarchitecture
dbr
:Hexadecimal
dbr
:Phil_Moorby
dbr
:DLX
dbr
:OVI
dbr
:Field-programmable_gate_array
dbr
:Generic_programming
dbr
:Many-valued_logic
dbr
:Open_Graphics_Project
dbr
:One-instruction_set_computer
dbr
:List_of_Indian_inventions_and_discoveries
dbr
:Standard_cell
dbr
:Binary_multiplier
dbr
:Programmable_Array_Logic
dbr
:DMS_Software_Reengineering_Toolkit
dbr
:SpecC
dbr
:Specman
dbr
:PLI
dbr
:Hardware_acceleration
dbr
:Simulink
dbr
:Wire_wrap
dbr
:E_(verification_language)
dbr
:Property_Specification_Language
dbr
:Don't-care_term
dbr
:Intel_Quartus_Prime
dbr
:Bit_array
dbr
:XAP_processor
dbr
:Bus_functional_model
dbr
:Analog_verification
dbr
:Schematic_editor
dbr
:SciEngines_GmbH
dbr
:Hardware_description_language
dbr
:Logic_gate
dbr
:Logic_synthesis
dbr
:WDC_65C816
dbr
:List_of_file_formats
dbr
:Source-to-source_compiler
dbr
:VHDL-AMS
dbr
:Soft_microprocessor
dbr
:Hardware_emulation
dbr
:IEEE_1164
dbr
:IEEE_Standards_Association
dbr
:Instruction_set_simulator
dbr
:OpenRISC_1200
dbr
:Open_Verification_Library
dbr
:RISC-V
dbr
:Advanced_Boolean_Expression_Language
dbr
:OpenCores
dbr
:Electronic_circuit_design
dbr
:List_of_HDL_simulators
dbr
:List_of_University_of_Manchester_people
dbr
:Python_(programming_language)
dbr
:Altera_Hardware_Description_Language
dbr
:GEDA
dbr
:MicroBlaze
dbr
:Semiconductor_intellectual_property_core
dbr
:NS32000
dbr
:Wishbone_(computer_bus)
dbr
:Place_and_route
dbr
:Reactive_programming
dbr
:Christopher_Voigt
dbr
:IBM_A2
dbr
:Prabhu_Goel
dbr
:SystemC
dbr
:ARM11
dbr
:EVE/ZeBu
dbr
:Synthetic_instrument
dbr
:Minimig
dbr
:Arithmetic_shift
dbr
:Atom_(programming_language)
dbr
:Design_Automation_Standards_Committee
dbr
:Register_transfer_notation
dbr
:Silicon_compiler
dbr
:Verilog-to-Routing
dbr
:OpenQASM
dbr
:Elxsi
dbr
:Amber_(processor)
dbr
:List_of_filename_extensions_(S–Z)
dbr
:Gateway_Design_Automation
dbr
:Mitrionics
dbr
:High-level_synthesis
dbr
:EDA_database
dbr
:Quality_intellectual_property_metric
dbr
:Chisel_(programming_language)
dbr
:LISA_(Language_for_Instruction_Set_Architecture)
dbr
:Outline_of_electronics
dbr
:Verilator
dbr
:Verilog-A
dbr
:Verilog_Procedural_Interface
dbr
:Backtick
dbr
:TEA_(text_editor)
dbr
:TINA_(program)
dbr
:Virtex_(FPGA)
dbr
:Tensilica_Instruction_Extension
dbr
:Stratix
dbr
:NVDLA
dbr
:Nintendo_data_leak
dbr
:GitHub_Copilot
dbr
:Modulo_operation
dbr
:Intel_8051
dbr
:.v
dbr
:IEEE_1364
dbr
:Verilog-HDL
dbr
:Verilog_2001
dbr
:Verilog_95
dbr
:Verilog_HDL
is
dbp:
family
of
dbr
:Bluespec
is
dbp:
genre
of
dbr
:Icarus_Verilog
is
dbp:
influenced
of
dbr
:C_(programming_language)
is
dbp:
influencedBy
of
dbr
:SystemVerilog
is
foaf:
primaryTopic
of
wikipedia-en
:Verilog
This content was extracted from
Wikipedia
and is licensed under the
Creative Commons Attribution-ShareAlike 4.0 International